Pinout Connections for LABPAK

Port 1

Pin	Signal	Comment
1	TimerØ Gate	Normally pulled high to enable timer
14	TimerØ Out	The output from the timer
2	2 Mhz Out	Also input to TimerØ - Rising edge
15	Timer1 Gate	as above
3	Timer1 Out	
16	Timer1 In	Input to the timer - Rising edge
4	Timer2 Gate	
17	Timer2 Out	
5	Timer2 In	
18	Pacer Gate	Is pulled high internally. Take low to disable
6	Ground	Digital ground
19	TrigØ	
7	ClkØ	
2Ø	Trig1	
8	Clk1	
21	NC	
9	Schmitt out	High true output of schmitt trigger
22	Aux Lamp	Lamp on front panel. +5V to illuminate.
1Ø	Schmitt in	Analog converter trig input
23	Threshold	Sets trig level for above. Default is TTL compatable.
11	Slope	High level (def) to trig ADC on falling edge of Schmitt
24	Ground	Analog ground
12	+5Volt	Caution do not short.
25	+15Volts	"
13	-15Volts	"

Port 2 Connections

Pin	Signal	Comment
1	Gnd	Analog Ground
14	ChanØ	Analog input
2	Chan8	" " mates with ChanØ for Diff mode
15	Chan1	
3	Gnd	
16	Chan9	mates with Chan1 for Diff mode
4	Gnd	
17	Chan2	
5	Chan1Ø	mates with Chan2 for Diff mode
18	Chan3	
6	Gnd	
19	Chan11	mates with Chan3 for Diff mode
7	Gnd	
8 2Ø	Chan12	mates with Chan4 for Diff mode
21	Chan5	
9	Gnd	
22	Chan13	mates with Chan5 for Diff mode
1Ø	Gnd	
23	Chan6	
11	Chan14	mates with Chan6 for Diff mode
24	Chan7	(Maint use also)
12	Gnd	
25	Chan15	mates with Chan7 for Diff mode
13	Gnd	No Connection

Port 3 - Port 6 Digital Input/Output

Pin	Signal	Comment
1	Gnd	Digital Ground
14	Pull up	220R pull up to +5Volts
2	Ready out	High indicates device has data or can receive data
15	Data 15	Most significent bit of data word
3	Strobe in	Rising edge strobes data in or out
16	Data 14	
4	Gnd	
17	Data 13	
5	Data 0	
18	Data 12	
6	Data 1	
19	Data 11	
7	Data 2	
20	Data 10	
8	Data 3	
21	Data 9	
9	Data 4	
22	Data 8	
10	Data 5	
23	Gnd	
11	Data 6	
24	Delay in	Input to a network which may be used to delay
12	Data 7	
25	Delay out	ready back in to strobe.
13	Gnd	

Port 7 Connections Analog output

Pin	Signal	Comment
1	Dac0 out	Output from the first Digital to analog converter
14	Gnd	Analog ground
2	Dac1 out	
15	Gnd	
3	NC	
16	NC	
4	NC	
17	NC	
5	Rdy1 out	Indicates Dac1 is ready for a new value
18	NC	
6	Stb1 in	Strobes a new value into Dac1
19		All other pins have no connection at present
7		
20		
8		
21		
9		
22		
10		
23		
11		
24		
12		
25		
13		

Port 8 Pin	Connection Signal	Serial Data Comment
1	nc	
14	nc	
2	Rx Data	
15	nc	
3	Tx Data	
16	nc	
4	RTS	Looped internally to pin 5
17	nc	
5	CTS	
18	nc	
6	DSR	Looped internally to pins 8 and 2Ø
19	nc	
7	Gnd	
2Ø	DTR	
8	Carrier	
21		
9		
22		
1Ø		
23		
11		
24		
12		
25		
13		

Terminal Port Pin	Connection Signal	Serial Data Comment
1	nc	
14	nc	
2	Rx Data	
15	nc	
3	Tx Data	
16	nc	
4	RTS	Looped internally to pin 5
17	nc	
5	CTS	
18	nc	
6	DSR	Looped internally to pins 8 and 20
19	nc	
7	Gnd	
20	DTR	
8	Carrier	
21		
9		
22		
10		
23		
11		
24		
12		
25		
13		

Comm Line Pin	Connection Signal	Serial Data Comment
1	nc	
14	nc	
2	Tx Data	
15	nc	
3	Rx Data	
16	nc	
4	RTS	Looped internally to pin 5
17	nc	
5	CTS	
18	nc	
6	DSR	Looped internally to pins 8 and 20
19	nc	
7	Gnd	
20	DTR	
8	Carrier	
21		
9		
22		
10		
23		
11		
24		
12		
25		
13		


D1 DATA L 1
VDC05 H 2
H8
74LS164
D1 CLK H 8
CLR
9
D1 CLEAR L
D1 IN DATA (0:7) L
8
D9
74LS373
OE
E
D2 IN STROBE L
D2 SEL HI RAM L
D1 HI RAM DATA (0:7) L
X18 MR H
D3 MCA START H 2
F5 74LS02
D1 CLEAR L
H7
4 D1 CLEAR H
D4 MCA DATA H
D3 MAINT DATA L 2
D1 MCA DATA L 3
D3 MAINT CLK H 5
D1 GATED MCA CLK H 6
74LS157
E1
4 D1 DATA L
7 D1 CLK H
D3 MAINT ENB L
VDC00 L
D8
D1 LO RAM DATA (0:7) L
D2 SEL LO RAM L
D4 MCA CLOCK H
D1 ENABLE MCA CLK H
D4 74LS08
D1 GATED MCA CLK H
F5 74LS02
D1 MCA GATE H
F2 74LS93
D3 74LS08
D1 QBH
D1 QCH
D1 CLK EN ARM H
D1 CLEAR L
H6 74LS00
D1 ARM RESET H
D3 RUN H 9
D3 MCA START H 10
D4 74LS08
D1 CLK ARM H
D4 MCA CLOCK H
F6 74LS76
D1 CLK EN ARM H
D1 CLK EN ARM L
D3 RUN L
D4 MCA STOP H
P4 74LS05
D1 CLK DISARM H
Y65 MR L
MCM6810
D10
HI RAM ADDR 6 H
HI RAM ADDR 5 H
HI RAM ADDR 4 H
HI RAM ADDR 3 H
HI RAM ADDR 2 H
HI RAM ADDR 1 H
HI RAM ADDR 0 H
SEL HI RAM L
HI RAM STROBE L
D1 HI RAM DATA (0:7) L
D7
74LS373
D1 HI OUT ENL
H6 74LS00
D2 SEL HI RAM L
D3 SEL DATA 2 H
I DATA (0:7) L
MCM6810
E10
LO RAM ADDR 6 H
LO RAM ADDR 5 H
LO RAM ADDR 4 H
LO RAM ADDR 3 H
LO RAM ADDR 2 H
LO RAM ADDR 1 H
LO RAM ADDR 0 H
SEL LO RAM L
LO RAM STROBE L
D1 LO RAM DATA (0:7) L
D6
74LS373
D1 LO OUT ENL
H6 74LS00
D2 SEL LO RAM L
D3 SEL DATA 2 H
VDC05 H
VDC00 L
2. MCM6810 VCC = PIN 24, GND = PIN 1
NOTE: 1. 74LS93 VCC = PIN 5, GND = PIN 10
Dwn
MF
Date
28/11/79
UNIVERSITY OF QUEENSLAND
PRENTICE COMPUTER CENTRE
STATUS PRE 1
PHOTON CORRELATOR TO PDP11/34A INTERFACE
D1 of 4
CLIENT: CHEMISTRY
DESIGN: COL





A	B	C	D	E	F	H	J	K	L	M	N	P			

Dwn	UNIVERSITY OF QUEENSLAND PRENTICE COMPUTER CENTRE
Date	PHOTO CORRELATOR TO PDP11/34A INTERFACE
5/12/7	D2 of 4
	CLIENT : CHEMISTRY

STATUS PRE 1

RUN F/F

Y15 DATA 00 H → F7 74LS175 D → Q → D3 RUN H (2)
D3 SEL CNTRL 0 H → clock (9)
F7 Q̄ → D3 RUN L (3)
CLR (1) ← Y65 MR L

INTR EN F/F

Y18 DATA 06 H → F7 74LS175 D → Q → D3 INTR EN H (7)
D3 SEL CNTRL 0 H → clock (9)
F7 Q̄ → D3 INTR EN L (6)
CLR (1) ← Y65 MR L

INTR F/F

D3 DONE H → F8 74LS74 CP (11)
F8 D (12) ← D3 INTR 1 (F5 74LS02 pin 13 ← Y22 DS EL 1 H, X18 MR H)
F8 Q (9) → D3 DEV INT 1 H → X21
CLR (13) ← Y65 MR L

Note: modified 10Dec85 for MC68000 Martin

DONE F/F

VDC05 H → F8 74LS74 D (2) → Q → D3 DONE H (5)
D2 IN ADDR 6 L → clock (3)
F8 Q̄ → D3 DONE L (6)
CLR (1) ← Y65 MR L

D2 74LS14 (11, 10)
X24 DSYN L (9) → F5 74LS02 (8)
Y33 Sel Data Regd (8) → F5 74LS02 (10)

D3 SEL DATA 2 L (9) → D3 74LS08 (8)
D2 ADDR CLEAR L (10) → D3 74LS08 (8) → D3 DONE CLR L

X2 DATA 13 H → F1 74LS74 D (2) → Q → D3 MAINT ENB H (5)
D3 SEL CONTROL 0 H → clock (3)
F1 Q̄ → D3 MAINT ENB L (6)
CLR (1) ← Y65 MR L

X5 DATA 10 H → F7 74LS175 D2 (12) → Q → D3 MAINT CLK H (10)
D3 SEL CNTRL 0 H → clock (9)
F7 Q̄ → D3 MAINT CLK L (11)
CLR (1) ← Y65 MR L

X6 DATA 11 H → F7 74LS175 D3 (13) → Q → D3 MAINT DATA H (15)
D3 SEL CNTRL 0 H → clock (9)
F7 Q̄ → D3 MAINT DATA L (14)
CLR (13)

74LS373

D3 MAINT ENB L (18) → V7
D2 SEL LO RAML (17) → V6
D3 MAINT DATA L (14) → V5
D3 MAINT CLK L (13) → V4
ERROR L (8) → V3
D3 INTR EN L (7) → V2
D3 DONE L (4) → V1
D3 RUN L (3) → V0
E (11), OE (1)
V5 → Q7 (19) I DATA 13 L; Q6 (16) I DATA 12 L; Q5 (15) I DATA 11 L; Q4 (12) I DATA 10 L; Q3 (9) I DATA 15 L; Q2 (6) I DATA 06 L; Q1 (5) I DATA 07 L; Q0 (2) I DATA 00 L
D3 SEL STATUS 0 L → E

47pF, RT3 10 kΩ, VDC05 H
C3 (15, 14)
VDC00 L (12) → 250 nS 8602 H10 → Q (10) D3 SSYN HOLD OFF H
D3 SEL DATA 2 L (11) → 250 nS 8602 H10 → Q̄ (9)
D1 CLEAR L (13)

X24 DSYN L (2), Y30 SEL CNTRL REG 0 L (3) → H5 74LS02 → 1 D3 SEL CNTRL 0 H

X16 DSYNC L (5), X30 SEL STATUS REG 0 L (6) → H5 74LS02 → 4 D3 SEL STATUS 0 H

X16 DSYNC L (8), X31 SEL DATA REG 2 L (9) → H5 74LS02 → 10 D3 SEL DATA 2 H

D3 SSYN HOLD OFF H → X29 → X42 → D3 SSYN HOLD OFF L → Y20

D3 SEL STATUS 0 H, VDC00 L → H5 74LS02 → 13 D3 SEL STATUS 0 L

D3 SEL CONTRL 0 H → Y50 → X50 → D3 SEL CONTRL 0 L
2K, VDC05 H

D3 SEL DATA 2 H → Y48 → X48 → D3 SEL DATA 2 L
2K, VDC05 H

D4 MCA START L (5) → H17 → 6 D2 MCA START H

Dwn	UNIVERSITY OF QUEENSLAND		STATUS
	PRENTICE COMPUTER CENTRE		PRE 1
Date 2/12/85	PHOTO CORRELATOR TO PDP11/34A INTERFACE		D3 of 4
	CLIENT : CHEMISTRY	DESIGN : COL	



Dwn	UNIVERSITY OF QUEENSLAND PRENTICE COMPUTER CENTRE
Date	PHOTON CORRELATOR LINE DRIVER.
6/11/80	D4 of 4

PHOTON CORRELATOR TIMING



NOTES: ① BIT 128 IS A COUNT BIT AND IS SET TO A ONE EVERY 16 SWEEPS.

RAM WRITE CYCLE



RAM READ CYCLE



PHOTON CORRELATOR TIMING



NOTES : ① BIT 126 IS A COUNT BIT AND IS SET TO A ONE EVERY 16 SWEEPS

RAM WRITE CYCLE



RAM READ CYCLE