

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS									
ENGINEERING SPECIFICATION									
TITLE KW11-K SYSTEM CHECKOUT AND ACCEPTANCE PROCEDURE									
DATE 2-13-76									
REVISIONS									
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPO BY	DATE			
APPROVED <i>Paul Anderson</i>									
ENG	DATE	SIZE	CODE	NUMBER	REV				

ENGINEERING SPECIFICATION				CONTINUATION SHEET	
TITLE KW11-K SYSTEM CHECKOUT AND ACCEPTANCE PROCEDURE					
The KW11-K option consist of one multi-layer hex module, M7025. There are two tests for system checkout and acceptance of the KW11-K option. The KW11-K diagnostic (MAINDEC-11-DZKWK-A) and the KW11-K diagnostic module to the DEC-X11 System Exerciser. Since the AD11-K (12-bit A/D) option can run in conjunction with the KW11-K, there are two procedures that follow, only one should be used. Refer to the respective diagnostic for setup and starting procedure. I KW11-K (stand-alone or no AD11-K) Logic Test (starting address 200) of the KW11-K Diagnostic, with SR = 000000, must run without any error printout for a minimum of 15 minutes or 20 passes. An End Pass is printed at the end of each pass of the diagnostic. The DEC-X11 System Exerciser with the KW11-K diagnostic module should run for a minimum of one half hour. II KW11-K AND AD11-K There are two jumpers (7010771) that are included with the AD11-K option. These jumpers are made up with Fast-On terminators. Both the AD11-K module (A009) and the KW11-K module (M7025) have two Fast-On connectors, indicated as tab 1 and tab 2. Tab 1 and tab 2 should be jumpered to tab 1 and tab 2 respectively. This ties the KW11-K Schmitt Trigger One to the AD11-K External Start input and ties the KW11-K Clock A Overflow to the AD11-K Clock Overflow input.					
DEC FORM NO. EN-01022-16-N376-(381)		DRA 108		SHEET 2 OF 3	

ENGINEERING SPECIFICATION				CONTINUATION SHEET																			
TITLE KW11-K SYSTEM CHECKOUT AND ACCEPTANCE PROCEDURE																							
Logic Test of the KW11-K Diagnostic, with SR = 000000, must run without any error printout for a minimum of 15 mins, or 20 passes. The DEC-X11 System Exerciser with the KW11-K diagnostic module should run for a minimum of 15 minutes without error. Disable the KW11-K System Exerciser module. Setup the AD11-K System Exerciser module for KW11-K Overflows, which will start an A/D conversion. The DEC-X11 System Exerciser should run for a minimum of one half hour without error. <u>Testing The Schmitt Triggers and Event Outputs (OPTIONAL)</u> The KW11-K Diagnostic has five special tests, each with its own starting address. Each test requires certain pins on the H854 I/O connector to be connected together. Each test should run for a minimum of two minutes. The test and jumpers are listed below. Two short 30 AWG jumpers are needed to run these tests. <table><tr><td>TEST</td><td>STARTING ADDRESS</td><td>JUMP PINS</td></tr><tr><td>STP2 output & ST1</td><td>210</td><td>V to LL</td></tr><tr><td>STP1 output & ST2</td><td>214</td><td>DD to BB</td></tr><tr><td>ST3 & ST3 output</td><td>220</td><td>V to T and L to LL</td></tr><tr><td>A Event Out</td><td>224</td><td>VV to LL</td></tr><tr><td>B Event Out</td><td>230</td><td>TT to LL</td></tr></table>						TEST	STARTING ADDRESS	JUMP PINS	STP2 output & ST1	210	V to LL	STP1 output & ST2	214	DD to BB	ST3 & ST3 output	220	V to T and L to LL	A Event Out	224	VV to LL	B Event Out	230	TT to LL
TEST	STARTING ADDRESS	JUMP PINS																					
STP2 output & ST1	210	V to LL																					
STP1 output & ST2	214	DD to BB																					
ST3 & ST3 output	220	V to T and L to LL																					
A Event Out	224	VV to LL																					
B Event Out	230	TT to LL																					
DEC FORM NO. EN-01022-16-N376-(381)		DRA 108		SHEET 3 OF 3																			

This drawing and specifications herein, are the property of Digital Equipment Corporation and shall not be reproduced or used in whole or in part as the basis for the manufacture or sale of items without written permission.

COPYRIGHT © 1976

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS					
ENGINEERING SPECIFICATION					
TITLE M7025 CIRCUIT DESCRIPTION					
DATE 8-MAR-76					
REVISIONS					
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY
ENG <i>Paul J. ...</i> 8 MAR 76 <i>APPD</i> 7 MAR 76					
DEC 16-13817-1022-N370 DRA 108					
SHT 1 OF 7					


ENGINEERING SPECIFICATION				CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION					
The M7025 module is used in the KW11-K option, a dual programmable real time clock. The M7025 is a hex multi-layer module consisting of a Unibus interface, a 16-bit programmable clock with mode and rate controls, an 8-bit programmable clock with rate control, and oscillator with dividers. The circuits to be described are referenced to prints D-CS-M7025-0-1, which consist of 10 sheets. Each sheet has a name description and an alpha-numeric identification (D1-D10). All signals are source prefixed with the alpha-numeric identification. For example, signal D1 LD STAT A H1 (load A status register high byte) is generated on sheet D1 which is titled Address Selection. It is assumed that the reader is familiar with Unibus operation and is familiar with interpreting circuit schematics of logic and circuits so that detailed description is not necessary. The description given here is to familiarize the user with the M7025 circuits enough to identify a portion needing attention. It is recommended that the user read the KW11-K manual (EK-KW11K-OP-001). There are two programmable clocks on the KW11-K designated as Clock A and Clock B. The 16-bit clock is Clock A and the 8-bit clock is Clock B. Signal designation will contain the lettering A or B to signify which clock is involved. The Unibus interface consist of the device address decoding, interrupt logic and arbitration, and the Unibus signal receivers and drivers. On sheet D1 the bus address lines are received and gated with BUS MSYN (master sync) to decode D1 DEVICE H.					
DEC FORM NO DEC 16-13817-1022-N370 DRA 108					
SHEET 2 OF 7					

ENGINEERING SPECIFICATION				CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION					
Address lines A5 through A12 are X-OR'ed with switches. This gives the capability of changing the base device address to avoid address conflicts with other options or KW11-K's. There are two flip-flop at the top center of D1. They are used to synchronize the processor to the KW11-K. At TP0 (reference figure 1 timing diagram) D1 DEV ENABLE will set if D1 DEVICE is true. D1 DEV ENABLE is gated with D1 DATA IN and D1 DATA OUT (decoded from the Unibus C lines) which are used to enable the read register decoder (E69) or the load register decoder (E67). At TP1 DEV ENB 2 sets which produces BUS SSYN if D1 NOP1 through D1 NOP 4 are not selected. The NOP's are used to prevent interaction with the AD11-K option device address. The address lines A01 to A04 are decoded (E67 and E69) for a particular register. A0 and the "C" lines are decoded with the status register for byte operations. The interrupt logic and arbitration is located on sheet D2. Clock A and Clock B have their separate interrupt circuits and arbitration. However, Clock A takes priority over Clock B if interrupts occur simultaneously. In the upper left of sheet D2 is the interrupt for Clock A. If an overflow or Mode flag occurs with the A Interrupt Enable Set, or if a STP1 (Schmitt Trigger) occurs with the ST1 Interrupt Enable Set, or if Data Bus bit 10 and load Status Register occurs, the D2 A INTR FLOP will set. This will cause a Bus Request out of the 8647 (E98), interrupt arbitrator. Since it is this device that is requesting the interrupt, the 8647 will not pass the Bus Grant (D1 BG IN).					
DEC FORM NO DEC 16-13817-1022-N370 DRA 108					
SHEET 3 OF 7					

ENGINEERING SPECIFICATION				CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION					
When Bus Grant occurs a Bus sack is sent and D2 BBSY (A Bus Busy) is set. The Bus Request is taken off the Unibus and BUS INTR and the vector lines are put onto the Unibus. The vector address is switch selectable to avoid conflicts with other devices and is decoded with D2 B BBSY to decode a clock A or Clock B vector address. Since this interrupt is Clock A D2 B BBSY is not true sending a logical zero for vector address line D04. When the CP accepts the vector address, it sends a BUS SSYN (Slave Sync) which clears the D2 A INTR flop and D2 A BBSY. In the upper right of sheet D2 is the interrupt for Clock B. D2 B INTR sets if a B Overflow occurs with the B clock interrupt enable is set if data Bit BD09 is true and a load B Status Register HI occurs. The interrupt operates in the same manner as Clock A interrupt. Here vector line D04 is sent a logical one to signify it's a clock B interrupt. The Bus Data line receivers and drivers are on sheet D3 and D4. The registers which are readable are multiplexed and driven onto the Unibus by the 8838 (or 8641). The receiving of the Data Bus is also done by the 8838. The Clock A Counter, Preset Buffer and Status register are located on sheet D7. The A Counter register is made up of 74193 cascading binary counters. D7 A Overflow (located at the top center) is true when the A Counter is all ones and count up pulse is present. The A Overflow is delayed and renamed D7 A Reload (located at the top right). This is used to re-clock the buffer data into the A Counter in modes 0 and 1. The A Buffer is made up of 74193 binary counters.					
DEC FORM NO DEC 16-13817-1022-N370 DRA 108					
SHEET 4 OF 7					

ENGINEERING SPECIFICATION				CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION					
The count-down input is used to increment (2's compliment-decrement) the A Buffer data in Auto Increment Mode. Data to the A Buffer can be from the A Counter or the Buffered Data Bus. The A Buffer data is multiplexed by 74153, two to one line multiplexers. The B Clock Counter, Preset Buffer and Status registers are located on sheet D8. The B Counter is made up of 74193 binary counters. The Overflow from the counter is used to reload the counter with the data in the B Buffer is from the buffered data bus. A 20 MHz oscillator is used to generate timing pulses and various other frequencies that are a multiple of 20 MHz. The 20 MHz oscillator is located on the lower left of sheet D5, 74S124. It is divided by 74190 BCD counters to 1 MHz, 100KHZ, 10KHZ, and 100HZ. These frequencies are decoded by a 74157 (multiplexer) to one frequency which is used to increment Clock A Counter. Clock B frequency dividers and multiplexor are located on sheet D9. The four Schmitt Triggers are located on sheet 9. Three of the Schmitt Triggers inputs have threshold control and slope control. The fourth Schmitt Trigger is used for line frequency (location B7). The outputs of Schmitt Triggers One, two and the line frequency are synchronized to the timing pulses produced on sheet D5. Refer to the timing chart in figure 1 for timing relationship. The resistor/diode network on the input of ST1, ST2 and ST3, is for protection and converting the input to 0 to +3V. The LM339 (E10) inputs cannot exceed +4V.					
SIZE	CODE	NUMBER	REV		
A	SP	KW11-K-5	7	SHEET 5 OF 7	
DEC FORM 100 (DEC 16-1081)-10/2 W.F.					


ENGINEERING SPECIFICATION				CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION					
When the + input exceeds the - input, the output of the LM339 will go to +4V. When the + input becomes LESS than the - input, the output of the LM339 will go to 0V. The LM339 feedback resistor is for hysteresis. When the output of the LM339 is positive, 50 mV is fed back into the input. This is an effective 4V hysteresis at the resistor/diode network input.					
SIZE	CODE	NUMBER	REV		
A	SP	KW11-K-5	7	SHEET 6 OF 7	
DEC FORM NO EN-01022-16-N370-381 ORA 108					

ENGINEERING SPECIFICATION				CONTINUATION SHEET	
TITLE M7025 CIRCUIT DESCRIPTION					
					
FIGURE 1 : TIMING DIAGRAM					
SIZE	CODE	NUMBER	REV		
A	SP	KW11-K-5	7	SHEET 7 OF 7	
DEC FORM NO DEC 16-1081-1022-N370 ORA 108					

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

NOTE:

1. SWITCH OFF FOR LOGICAL ONE ADDRESS SELECTION SWITCH ON FOR LOGICAL ZERO ADDRESS.
2. IF OPERATED WITH AD11-K, SWITCH A02 AND A03 OF AD11-K SHOULD BE SET FOR LOGICAL ZERO. (SWITCH ON)




SEE NOTE 1 & 2

ADDRESS SELECTION

DRN. 10/11/75	FIRST USED ON	AD11-K
CHK'D 10/11/75	TITLE	DUAL PROGRAMMABLE
ENG. 10/11/75	PROD. 10/11/75	REAL TIME CLK
PROJ. ENG. 10/11/75	SCALE NONE	DI
PROD. 10/11/75	NEXT HIGHER ASSY.	B-DL-M7025-0
B-DL-M7025-0	SIZE CODE	NUMBER
SCALE NONE	DIST.	REV. A
SHEET 1 OF 10		

REV. A
DUAL PROGRAMMABLE
REAL TIME CLK
DI
B-DL-M7025-0
SCALE NONE
SHEET 1 OF 10



THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION

DEV ENABLE (1) L

D6 CNTR B07 (1) H
D8 BUFF B07 (1) H
D8 OVERFLOW FL B (1) H
D7 CNTR A07 (1) H
D7 BUFF A07 (1) H
D7 MODE FLAG A (1) H

D1 BUFF ADD H
D1 B A 02 H
D1 B A 01 H

D8 CNTR B06 (1) H
D8 BUFF B06 (1) H
D8 INTR ENB (1) H
D7 CNTR A06 (1) H
D7 BUFF A06 (1) H
D7 A INTR ENB (1) H

D8 CNTR B05 (1) H
D8 BUFF B05 (1) H
D8 FEED B TO A (1) H
D7 INTR A05 (1) H
D7 BUFF A05 (1) H
D7 OVERFLOW FL A (1) H

D8 CNTR B04 (1) H
D8 BUFF B04 (1) H
D8 AUTO INC (1) H
D7 CNTR A04 (1) H
D7 BUFF A04 (1) H

D1 DATA OUT H

(CM2) BUS D07 L
D3 BD07 H

(CV2) BUS D06 L
D3 BD06 H

(CP2) BUS D05 L
D3 BD05 H

(CN2) BUS D04 L
D3 BD04 H

D8 CNTR B03 (1) H
D8 BUFF B03 (1) H
D8 RATE B2 (1) H
D7 CNTR A03 (1) H
D7 BUFF A03 (1) H
D7 RATE A2 (1) H

D8 CNTR B02 (1) H
D8 BUFF B02 (1) H
D8 RATE B1 (1) H
D7 CNTR A02 (1) H
D7 BUFF A02 (1) H
D7 RATE A1 (1) H

D8 CNTR B01 (1) H
D8 BUFF B01 (1) H
D8 RATE B0 (1) H
D7 CNTR A01 (1) H
D7 BUFF A01 (1) H
D7 RATE A0 (1) H

D8 CNTR B00 (1) H
D8 BUFF B00 (1) H
D8 ENB CNTR B (1) H
D7 CNTR A00 (1) H
D7 BUFF A00 (1) H
D7 ENB CNTR A (1) H

(CT2) BUS D03 L
D3 BD03 H

(CV2) BUS D02 L
D3 BD02 H

(CR2) BUS D01 L
D3 BD01 H

(CS2) BUS D00 L
D3 BD00 H

DATA BUS (00-07)

DRN. <i>Wilson</i> 10/20/75	FIRST USED ON	<i>KW11-K</i>
CHK'D <i>Wilson</i> 11/10/75	TITLE	DUAL PROGRAMABLE REAL TIME CLK
ENG. <i>Wilson</i> 11/10/75	PROJ. ENGR. <i>Wilson</i> 11/10/75	PROD. <i>Wilson</i> 11/10/75
NEXT HIGHER ASSY.		
B- DD-M7025-0	SIZE CODE	NUMBER
SCALE	D	CSM7025-0-1
SHEET 3	OF 10	DIST.

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973, DIGITAL EQUIPMENT CORPORATION

1-0-5202W 2

D7 MODE A0 (1) H
D7 BUFF A08 (1) H
D7 CNTR A08 (1) H
D7 STI ENB CNTR (1) H
D7 BUFF A13 (1) H
D7 CNTR A13 (1) H

D7 STI INTR ENB (1) H
D7 BUFF A14 (1) H
D7 CNTR A14 (1) H
D7 STI FLA3 (1) H
D7 BUFF A15 (1) H
D7 CNTR A15 (1) H

DI RD BUFF A
DI RD STAT B L
DI RD CNTR A L
DI RD BUFF A L
DI RD CNTR A L
DI RD STAT A L
DI RD STAT B L


D7 MODE A1 (1) H
D7 BUFF A09 (1) H
D7 CNTR A09 (1) H
D7 BUFF A10 (1) H
D7 CNTR A10 (1) H

D7 BUFF A11 (1) H
D7 CNTR ALL (1) H
D7 DISABLE OSC (1) H
D7 BUFF A12 (1) H
D7 CNTR A12 (1) H


CNTA BUS (08-15)

Di: <i>Enclison</i>	19/02/73	FIRST USED ON	KWII-K
CHK: <i>Enclison</i>	22/02/73	TITLE	DUAL PROGRAMABLE
ENGR: <i>Enclison</i>	22/02/73	REAL TIME CLK	D4
PROD: <i>Enclison</i>	22/02/73	NEXT HIGHER ASSY.	
5-CD-M7025-0		SIZE CODE	D
SCALE NONE		NUMBER	CSM7025-0-1
SHEET 4 OF 13		DIST.	


THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF BENTLEY SYSTEMS CORPORATION AND SHALL NOT BE REPRODUCED OR USED IN WHOLE OR IN PART IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF BENTLEY SYSTEMS CORPORATION.




A CLOCK TIMING			
DR: <i>Wilford</i> 10/27/77	FIRST USED ON:	KW11-K	
CHK: <i>W. Wilford</i> 10/27/77	ENG: <i>W. Wilford</i> 10/27/77	TITLE	
PROJ. ENG: <i>W. Wilford</i> 10/27/77	PROD: <i>W. Wilford</i> 10/27/77	DUAL PROGRAMMABLE	
NEXT HIGHER ASSY.		REAL TIME CLK	
B-C-D-M7025-0	SIZE CODE	NUMBER	D5
SCALE NONE	D CSM7025-0-1	NEW	A
SHEET 5 OF 10	DIST.		



"THE DRAWINGS AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION"




(B) BUFF + CNT + STAT		FIRST USED ON		KWII K			
DAN. E. Wilson		11/3/75		TITLE			
CHKD BY J. H. H.		2/26/80		DUAL PROGRAMMABLE			
CMT BY J. H. H.		2/27/80		REAL TIME CLK		D8	
PROJ. ENG. J. H. H.		2/28/80					
PROD. K. Wilson		2/29/80					
NEXT HIGHER ASSY.				SIZE CODE		NUMBER	
E-DD-M7025-0				D CS		M7025-0-1	
SCALE NCNE				REV.		A	
SHEET 8 OF 10				DIST.			



THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, DIGITAL EQUIPMENT CORPORATION

1-0-0-0202W 2



CABLING

DRN. <i>Swilam</i>	11/5/75	FIRST USED ON	KW11-K
CHK'D <i>Swilam</i>	11/5/75	TITLE	DUAL PROGRAMABLE
ENG'D <i>Swilam</i>	11/5/75	REAL TIME CLK	D10
PROJ. ENGR. <i>Swilam</i>	11/5/75	NEXT HIGHER ASSY.	
PROD. <i>Swilam</i>	11/5/75		
B-DD-M7025-0	SIZE CODE	NUMBER	REV.
SCALE NONE	D	CSM7025-0-1	A
SHEET 10 OF 10	DIST.		

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.
COPYRIGHT © 1975 DIGITAL EQUIPMENT CORPORATION"

NOTES:

- FOR DRAWING DIRECTORY, REFER TO: B-DD-M7025-0
- WIRE ADD #27 IS TO BE INSTALLED AFTER GR MODULE TEST.
ADD WIRE FROM E1(7) TO E3(11).

ETCH CUTS SIDE #1 AS SHOWN

- CUT ETCH AT E7(8)
- CUT ETCH AT PTH ABOVE E18(8)
- CUT ETCH FROM S2(9)
- CUT ETCH AT PTH TO LEFT OF E78(5/6)
- CUT ETCH AT E7E(14)

ETCH CUTS SIDE #2 AS SHOWN

- CUT ETCH AT PTH TO RIGHT OF E24(1 & 2)
- CUT ETCH AT PTH FROM E22(4)
- CUT ETCH AT E22(2)
- CUT ETCH AT PTH BETWEEN E22(8 & 11)
- CUT ETCH AT E22(7)
- CUT ETCH AT E97(9)
- CUT ETCH AT PTH FROM E87(8)
- CUT ETCH FROM E75(13)

WIRE ADDS SIDE #1 AS SHOWN

- ADD WIRE FROM E103(1) (SPARE LOCATION) TO E98(8)
- ADD WIRE FROM E91(11) TO PTH TO RIGHT OF E97(14)
- ADD WIRE FROM PTH TO RIGHT OF E97(14) TO E97(9)
- ADD WIRE FROM E97(1) TO E97(9)
- ADD WIRE FROM PTH TO LEFT OF E24(1 & 2) TO PTH ABOVE E18(8)
- ADD WIRE FROM PTH TO LEFT OF E24(1 & 2) TO E22(2)
- ADD WIRE FROM E22(1) TO E22(8)
- ADD WIRE FROM E22(8) TO C2 (LOWER LEAD)
- ADD WIRE FROM E22(7) TO R22 (LOWER LEAD)
- ADD WIRE FROM E22(13) TO SECOND PTH ABOVE AND TO LEFT OF E22(1)
- ADD WIRE FROM R2 (LOWER LEAD) TO E79(12)
- ADD WIRE FROM E79(12) TO E75(13)
- ADD WIRE FROM PTH BELOW & TO RIGHT OF S2(11) TO E78(11)
- ADD WIRE FROM PTH BELOW & TO LEFT OF C35 TO E66(12)
- ADD WIRE FROM PTH TO LEFT OF E78(5/6) TO E66(11)
- ADD WIRE FROM E66(13) TO PTH TO LEFT OF E67(1)
- ADD WIRE FROM E100(2) TO E29(14)
- ADD WIRE FROM E100(12) TO E62(13)
- ADD WIRE FROM PTH TO RIGHT OF E102(12) TO PTH BETWEEN R9 & R10

COMPONENT ADDS SIDE #1 AS SHOWN

- ADD RESISTOR (R69) BETWEEN SPARE LOCATION E103(1) & 16)

- CUT ETCH AT PTH ABOVE FINGER E11
- CUT ETCH BETWEEN (2) AND (12) E100
- CUT ETCH E92(14)
- CUT ETCH NEXT TO E98(2)
- CUT ETCH AT E1(7)

- CUT ETCH TO RIGHT OF S2(9)
- CUT ETCH BELOW & TO LEFT OF S2(11)
- CUT ETCH BOTH SIDES OF E100(12)
- CUT ETCH AT E92(15)
- CUT ETCH AT E98(15)

- ADD WIRE FROM E65(2) TO E82(11)
- ADD WIRE FROM E62(12) TO PTH ABOVE E75(1)
- ADD WIRE FROM E93(6) TO E92(14)
- ADD WIRE FROM E93(9) TO E98(11)
- ADD WIRE FROM E93(8) TO E98(14)
- ADD WIRE FROM E98(15) TO PTH UNDER C52
- ADD WIRE FROM E92(15) TO PTH UNDER C52
- SEE NOTE #2

DEC 8647	8	16
DEC 2501-00	14	1
DEC 8838	8	16
DEC 8837	8	16
DEC 8640	1	8
DEC 745124	2	16
DEC 75453	4	8
DEC 74193	8	16
DEC 74190	8	16
DEC 74175	8	16
DEC 74157	8	16
DEC 74155	8	16
DEC 74153	8	16
DEC 74151	8	16
DEC 74123	8	16
LM 339	12	3
IC TYPE	GND	+5V
GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTED ARE STATED ABOVE		
IC PIN LOCATIONS		

QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.	QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
2	E71, E90	I.C. DEC 7408	1910155	50	1		ETCHED CIRCUIT BOARD	5011007	1
3	E77, E78, E88	I.C. DEC 8037	1911116	51	2	C1, C2	CAP. 100pF 100V 5%	1000008	2
3	E73, E79, E84	I.C. DEC 8242	1909712	52	10	C3, C4, C8, C7, C47 THRU C52	CAP. 150pF 20V 10%	1004012	3
5	E74, E82, E91, E95, E100	I.C. DEC 7402	1909004	53	1	C5	CAP. .01uF 100V 20%	1003910-01	4
1	E78	I.C. DEC 7410	1905576	54	39	C8 THRU C46	CAP. .22uF 50V	1010274	5
3	E81, E93, E102	I.C. DEC 7404	1909698	55	3	D1, D2, D3	DIODE D672	1105275	6
2	E92, E98	I.C. DEC UNIBUS INTERRUPT CHIP(8647)	1912083	56	2	D4, D5	DIODE ARRAY DEC 2501-00	1910010-00	7
2	W1, W2	JUMPER, #22 AWG (INSULATED)	9009185	57	8	F1 THRU F8	250MA PICO FUSE	1210929-04	8
10		SPLIT LUGS	9006735	58	1	J1	40 PIN BERG CONNECTOR	1209941-02	9
2	J2, J3	OFFSET FASTON TAB	9007112	59	1		LATCH, R.H. FOR BERG CONN.	1209941-04	10
2		EYELET (FOR FASTON)	9007827	60	1		LATCH, L.H. FOR BERG CONN.	1209941-03	11
12		EYELET (HANDLE)	9006732	61	1	S1	SWITCH PACK (10 PIN)	1211164-01	12
1		HANDLE ASSY.	1210711-02	62	1	S2	SWITCH PACK (20 PIN)	1211164-06	13
1	E60	PRIORITY JUMPER LEVEL #6	5408780	63	18	R2 THRU R11, R17, R32, R41, R48, R57	RES. 10K 5% 1/4W	1300479	14
1	(S1)	SWITCH COVER	1211244-01	64	10	R12 THRU R16, R31, R37, R45, R53, R1	RES. 1K 5% 1/4W	1300365	15
1	(S2)	SWITCH COVER	1211284-06	65	3	R18, R20, R69	RES. 180 5% 1/4W	1301322	16
A/R		WIRE 30 AWG GRN	9105740-55	66	1	R19	RES. 390 5% 1/4W	1300309	17
					2	R21, R22	RES. 5.6K 5% 1/4W	1301874	18
					3	R24, R33, R49	RES. 100K 5% 1/4W	1302466	19
					3	R25, R34, R50	RES. 2K 5% 1/4W	1302388	20
					6	R26, R29, R35, R51, R55, R39	RES. 33K 10% 1/4W	1300510	21
					4	R27, R38, R44, R52	RES. 1M 5% 1/4W	1309595	22
					7	R28, R30, R39, R40, R43, R54, R56	RES. 15K 5% 1/4W	1300496	23
					1	R48	RES. 20K 5% 1/4W	1302391	24
					1	R47	RES. 62K 5% 1/4W	1304940	25
					7	R58 THRU R64	RES. 220 5% 1/4W	1300271	26
					3	R65, R67, R68	RES. 47 1% 1/4W (FUSIBLE)	1310491-02	27
					2	R42, R66	RES. 4.7K 5% 1/4W	1300447	28
					1	Y1	CRYSTAL 20MHZ	1809880	29
					1	E1	I.C. DEC 74S124	1911911	30
					10	E2, E4, E5, E7, E9, E48, E53, E59, E65, E97	I.C. DEC 74190	1910095	31
					2	E3, E97	I.C. DEC 74S74	1910544	32
					1	E6	I.C. DEC 7496	1910011	33
					3	E8, E67, E69	I.C. DEC 74155	1910656	34
					1	E10	I.C. DEC LM339N	1912108	35
					10	E11, E14, E15, E20, E30, E39, E44, E49, E50, E52	I.C. DEC 74193	1910018	36
					4	E12, E16, E21, E32	I.C. DEC 74153	1909937	37
					10	E13, E27, E34, E36, E40, E42, E46, E47, E51, E58	I.C. DEC 74151	1909936	38
					4	E17, E18, E23, E24	I.C. DEC 75453	1911036	39
					4	E19, E26, E39, E45	I.C. DEC 74157	1910655	40
					1	E22	I.C. DEC 74123	1910436	41
					4	E25, E31, E37, E43	I.C. DEC 8838	1911117	42
					8	E28, E29, E33, E35, E41, E64	I.C. DEC 74175	1910651	43
					3	E54, E55, E96	I.C. DEC 8841	1909705	44
					8	E56, E61, E62, E75, E93, E96, E99, E101	I.C. DEC 7474	1905547	45
					8	E57, E68, E70, E77, E90, E95, E99, E94	I.C. DEC 7400	1905575	46
					1	E47	I.C. SOCKET, 16 PIN (PRIORITY JUMPER)	1209939	47
					1	E63	I.C. DEC 7440	1905579	48
					1	E66	I.C. DEC 9640	1911489	49

FIRST USED ON OPTION MODEL				PARTS LIST			
KW11-K				ETCH BOARD REV.			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 11/5/75			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 00001				CHANGE NO. 00001			
REV. 1				REV. 1			
DATE 12-MAR-76				DATE 12-MAR-76			
BY J. J. J.				BY J. J. J.			
CHK. J. J. J.				CHK. J. J. J.			
CHANGE NO. 0							

